Nios ii 3c120 microprocessor with lcd controller, Cpu platform, The cpu platform consists of – Altera Embedded Systems Development Kit, Cyclone III Edition User Manual
Page 43: Nios ii/f cpu core, Jtag debug port, 32kb instruction cache, 32kb data cache, Ddr2 sdram controller, Cfi flash controller, Stores fpga configuration data
Advertising
Nios ii 3c120 microprocessor with lcd controller, Cpu platform, The cpu platform consists of | Nios ii/f cpu core, Jtag debug port, 32kb instruction cache, 32kb data cache, Ddr2 sdram controller, Cfi flash controller, Stores fpga configuration data | Altera Embedded Systems Development Kit, Cyclone III Edition User Manual | Page 43 / 82
Advertising