National Instruments Low-Cost Multifunction I/O Board for ISA Lab-PC+ User Manual

Page 202

Advertising
background image

Index

Lab-PC+ User Manual

Index-6

© National Instruments Corporation

D

D<7..0> bits

A/D FIFO Register, D-17
Counter A0 Data Register, D-24
Counter A1 Data Register, D-25
Counter A2 Data Register, D-26
Counter B0 Data Register, D-29
Counter B1 Data Register, D-30
Counter B2 Data Register, D-31
DAC0 Low-Byte and DAC1 Low-Byte

Registers, D-22

Digital Control Register, D-37
Interval Counter Data Register, D-39
Port A Register, D-34
Port B Register, D-35
Port C Register, D-36

D<11..8> bits, D-22
D<15..8> bits, D-16, D-17
D<15..12> bits, D-22
DAC0 Low-Byte, DAC0 High-Byte Registers

analog output circuitry programming, E-20
description, D-22

DAC0 OUT signal

analog output circuitry programming, E-20
description (table), 3-3

DAC1 Low-Byte, DAC1 High-Byte Registers

analog output circuitry programming, E-20
description, D-22

DAC1 OUT signal

analog output circuitry programming, E-20
description (table), 3-3

data acquisition modes. See controlled

acquisition mode; freerun acquisition
mode.

data acquisition operation, E-5
data acquisition timing circuitry, 4-5 to 4-8

block diagram, 4-4
data acquisition rates, 4-7 to 4-8

analog input settling time versus gain

(table), 4-7

bipolar analog input signal range versus

gain (table), 4-8

maximum recommended rates (table), 4-8
unipolar analog input signal range versus

gain (table), 4-8

multiple-channel (scanned) data

acquisition, 4-6 to 4-7

single-channel data acquisition, 4-6

data acquisition timing connections

EXTCONV* signal timing (figure), 3-21
EXTUPDATE* signal timing

generating interrupts (figure), 3-24
updating DAC output (figure), 3-24

posttrigger timing (figure), 3-22
pretrigger timing (figure), 3-23

DATA signal

description, 3-17
Mode 1 input timing, 3-18
Mode 1 output timing, 3-19
Mode 2 bidirectional timing, 3-20

DAVAIL bit

A/D interrupt programming, E-19
description, D-8
programming analog input circuitry,

E-3 to E-4

DGND signal (table), 3-3
DIFF input (four channels)

configuration, 2-11 to 2-12
definition (table), 2-11
signal connection considerations

ground-referenced signal sources,

3-7 to 3-8

nonreferenced or floating signal sources,

3-8 to 3-9

recommended configurations (table), 3-6

differential nonlinearity

analog input, A-3
analog output, A-4

Digital Control Register, D-37
digital I/O circuitry

block diagram, 4-10
theory of operation, 4-10 to 4-11

digital I/O circuitry, programming,

E-23 to E-24

control-word format

control-word flag set to 0 (figure), E-24
control-word flag set to 1 (figure), E-24

interrupt programming, E-34
Mode 0 operation, E-25 to E-26

control words, E-25 to E-26
programming examples, E-26

Mode 1 input, E-27 to E-28

control words, E-27
Port C pin assignments, E-28
Port C status-word bit definitions, E-28
programming example, E-29

Advertising