Update* signal, Figure 4-30. wftrig input signal timing, Figure 4-31. wftrig output signal timing – National Instruments PCI-6023E User Manual
Page 70: Update* signal -41, Figure 4-30, Wftrig input signal timing -41, Figure 4-31, Wftrig output signal timing -41
Chapter 4
Signal Connections
©
National Instruments Corporation
4-41
PCI-6023E/6024E/6025E User Manual
externally triggered by another PFI. The output is an active high pulse with
a pulse width of 50 to 100 ns. This output is set to tri-state at startup.
Figures 4-30 and 4-31 show the input and output timing requirements for
the WFTRIG signal.
Figure 4-30. WFTRIG Input Signal Timing
Figure 4-31. WFTRIG Output Signal Timing
UPDATE* Signal
Any PFI pin can externally input the UPDATE* signal, which is available
as an output on the PFI5/UPDATE* pin.
As an input, the UPDATE* signal is configured in the edge-detection mode.
You can select any PFI pin as the source for UPDATE* and configure the
polarity selection for either rising or falling edge. The selected edge of the
UPDATE* signal updates the outputs of the DACs. In order to use
UPDATE*, you must set the DACs to posted-update mode.
As an output, the UPDATE* signal reflects the actual update pulse that is
connected to the DACs. This is true even if the updates are being externally
generated by another PFI. The output is an active low pulse with a pulse
width of 300 to 350 ns. This output is set to tri-state at startup.
Rising-edge
polarity
Falling-edge
polarity
t
w
t
w
= 10 ns minimum
t
w
t
w
= 50-100 ns
PCI.book Page 41 Wednesday, September 16, 1998 9:09 AM