Figure 12-24. g.802 timing, e1 mode only, Figure 12-25. transmit-side timing – Maxim Integrated DS33R11 User Manual
Page 310
DS33R11 Ethernet Mapper with Integrated T1/E1/J1 Transceiver
310 of 344
Figure 12-24. G.802 Timing, E1 Mode Only
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
0
31 32
TS #
RSYNC
TSYNC
RCHCLK
TCHCLK
RCHBLK
TCHBLK
CHANNEL 26
CHANNEL 25
LSB MSB
RCLKO / RSYSCLK
TCLKT / TSYSCLK
RSERO / TSERI
RCHCLK / TCHCLK
RCHBLK / TCHBLK
1 2
0
NOTE: RCHBLK OR TCHBLK PROGRAMMED TO
PULSE HIGH DURING TIME SLOTS 1 THROUGH 15,
17 THROUGH 25, AND BIT 1 OF TIME SLOT 26.
Figure 12-25. Transmit-Side Timing
1
2
3
4
5
6
7
8
9 10
11 12
1
TSSYNC
FRAME#
TSYNC
TSYNC
13 14 15 16 1 2 3 4 5
14 15 16
6
7
8
9 10
2
NOTE 1: TSYNC IN FRAME MODE (TR.IOCR1.2 = 0).
NOTE 2: TSYNC IN MULTIFRAME MODE (TR.IOCR1.2 = 1).
NOTE 3: THIS DIAGRAM ASSUMES BOTH THE CAS MF AND THE CRC4 MF BEGIN WITH THE TAF FRAME.