Address translation unit (pci-x)—intel, Bit default description – Intel CONTROLLERS 413808 User Manual

Page 227

Advertising
background image

Intel

®

413808 and 413812 I/O Controllers in TPER Mode

October 2007

Developer’s Manual

Order Number: 317805-001US

227

Address Translation Unit (PCI-X)—Intel

®

413808 and 413812

2.14.89 PCIX Pad ODT Drive Strength Manual Override Values Registers

— PPODSMOVR

Warning:

In Central Resource mode this register can only be accessed when PCSR bit 21 is

cleared. Refer to

Table 68, “PCI Configuration and Status Register - PCSR” on

page 178

.

Table 116. PCIX Pad ODT Drive Strength Manual Override Values Registers -

PPODSMOVR

Bit

Default

Description

31:14

00000H

Reserved

13:08

100000

2

N-ODT drive strength manual override values for PCIX pad.

07:06

00

2

Reserved.

05:00

100000

2

P-ODT drive strength manual override values for PCIX pad.

PCI

IOP

Attributes

Attributes

28

24

20

16

12

8

4

0

31

rv

na

rv

na

rv

na

rv

na

rv

na

rv

na

rv

na

rv

na

rv

na

rv

na

rv

na

rv

na

rv

na

rv

na

rv

na

rv

na

rv

na

rv

na

rw

na

rw

na

rw

na

rw

na

rw

na

rw

na

rv

na

rv

na

rw

na

rw

na

rw

na

rw

na

rw

na

rw

na

Attribute Legend:

RV = Reserved

PR = Preserved

RS = Read/Set

RW = Read/Write

RC = Read Clear

RO = Read Only

NA = Not Accessible

Intel XScale

®

processor Local Bus

offset

+2104H

Advertising