Figure 57. user defined system register system1, Cs5376a, Bit definitions – Cirrus Logic CS5376A User Manual
Page 99
Advertising

CS5376A
DS612F4
99
23.2.13 SYSTEM1, SYSTEM2 : 0x2C, 0x2D
(MSB) 23
22
21
20
19
18
17
16
SYS23
SYS22
SYS21
SYS20
SYS19
SYS18
SYS17
SYS16
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
15
14
13
12
11
10
9
8
SYS15
SYS14
SYS13
SYS12
SYS11
SYS10
SYS9
SYS8
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
7
6
5
4
3
2
1
(LSB) 0
SYS7
SYS6
SYS5
SYS4
SYS3
SYS2
SYS1
SYS0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
0
0
0
DF Address: 0x2C
--
Not defined;
read as 0
R
Readable
W
Writable
R/W
Readable and
Writable
Bits in bottom rows
are reset condition
Figure 57. User Defined System Register SYSTEM1
Bit definitions:
23:16 SYS[23:16]
System Register
Upper Byte
15:8
SYS[15:8]
System Register
Middle Byte
15:8
SYS[7:0]
System Register
Lower Byte
Advertising