Interrupt level register 1 (bits 07), Interrupt level register 2 (bits 2431) – Motorola MVME1X7P User Manual

Page 179

Advertising
background image

LCSR Programming Model

http://www.motorola.com/computer/literature

2-89

2

Interrupt Level Register 1 (bits 0-7)

This register is used to define the level of the tick timer 1 interrupt and the
tick timer 2 interrupt.

TICK1 LEVEL

These bits define the level of the tick timer 1 interrupt.

TICK2 LEVEL

These bits define the level of the tick timer 2 interrupt.

Interrupt Level Register 2 (bits 24-31)

This register is used to define the level of the DMA controller interrupt and
the VMEbus acknowledge interrupt.

DMA LEVEL These bits define the level of the DMA controller

interrupt.

VIA LEVEL

These bits define the level of the VMEbus interrupter
acknowledge interrupt.

ADR/SIZ

$FFF40078 (8 bits [6 used] of 32)

BIT

7

6

5

4

3

2

1

0

NAME

TICK2 LEVEL

TICK1 LEVEL

OPER

R/W

R/W

RESET

0 PSL

0 PSL

ADR/SIZ

$FFF4007C (8 bits [6 used] of 32)

BIT

31

30

29

28

27

26

25

24

NAME

VIA LEVEL

DMA LEVEL

OPER

R/W

R/W

RESET

0 PSL

0 PSL

Advertising