UG029, September 6, 2013
27
Figure 7: Example implementation for the FIFO clock and reset multiplexers
