FUJITSU F2MCTM-16LX - Manual (Page 462)

446
CHAPTER 21 CAN CONTROLLER
21.3 List of Overall Control Registers
Following Table lists the register.
■ List of overall Control Registers
Table 21.3-1 List of overall Control Register (1 / 2)
Address
Register Abbreviation Access Initial Value
CAN1
000080
H
Message buffer valid register BVALR R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
000081
H
000082
H
Transmit request register TREQR R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
000083
H
000084
H
Transmit cancel register TCANR W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
000085
H
000086
H
Transmit complete register TCR R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
000087
H
000088
H
Receive complete register RCR R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
000089
H
00008A
H Remote request receiving
register
RRTRR R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
00008B
H
00008C
H
Receive overrun register ROVRR R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
00008D
H
00008E
H
Receive interrupt enable register RIER R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
00008F
H
007D00
H
Control status register CSR R/W, R 0 0 XXX 0 0 0 0 XXXX0 X1
007D01
H
007D02
H
Last event indicator register LEIR R/W XXXXXXXX 0 0 0 X0 0 0 0
007D03
H
007D04
H
Receive/transmit error counter RTEC R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
007D05
H
007D06
H
Bit timing register BTR R/W X1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
007D07
H
007D08
H
IDE register IDER R/W XXXXXXXX XXXXXXXX
007D09
H
007D0A
H
Transmit RTR register TRTRR R/W 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
007D0B
H