FUJITSU F2MCTM-16LX - Manual (Page 51)

35
CHAPTER 2 CPU
Figure 2.5-1 is an example of a memory space divided into register banks.
Figure 2.5-1 Physical Addresses of Each Space
Table 2.5-1 Default Space
Default space Addressing mode
Program space PC indirect, program access, branch
Data space Addressing mode using @RW0, @RW1, @RW4, or @RW5, @A, addr16, and dir
Stack space Addressing mode using PUSHW, POPW, @RW3, or @RW7
Additional space Addressing mode using @RW2 or @RW6
FF H
B3
H
92 H
68 H
4B H
FFFFFF H
FF0000 H
B3FFFF H
920000 H
68FFFF H
680000
H
4BFFFF H
4B0000 H
000000
H
92FFFF H
B30000 H
: PCB (Program bank register)
: ADB (Additional bank register)
: USB (User stack bank register)
: DTB (Data bank register)
: SSB (System stack bank register)
Program space
Additional space
User stack space
Data space
System stack space
P
h
ysica
l ad
dr
e
s
s