IEI Integration WAFER-945GSE2 v1.03 - Manual (Page 25)

WAFER-945GSE2 User Manual
Page 8
2.2 Data Flow
7
Figure 2-3 shows the data flow between the two on-board chipsets and other components
installed on the motherboard and described in the following sections of this chapter.
Figure 2-3: Data Flow Block Diagram