Max 10 embedded memory architecture and features, Max 10 embedded memory general features, Control signals – Altera MAX 10 Embedded Memory User Manual

Page 5: Max 10 embedded memory general features -1, Control signals -1

Advertising
background image

MAX 10 Embedded Memory Architecture and

Features

2

2015.05.04

UG-M10MEMORY

Subscribe

Send Feedback

The MAX 10 embedded memory structure consists of 9,216-bit (including parity bits) blocks. You can use

each M9K block in different widths and configuration to provide various memory functions such as

RAM, ROM, shift registers, and FIFO.
The following list summarizes the MAX 10 embedded memory features:
• Embedded memory general features

• Embedded memory operation modes

• Embedded memory clock modes

Related Information

MAX 10 Device Overview

For information about MAX 10 devices embedded memory capacity and distribution

MAX 10 Embedded Memory General Features

MAX 10 embedded memory supports the following general features:
• 8,192 memory bits per block (9,216 bits per block including parity).

• Independent read-enable (

rden

) and write-enable (

wren

) signals for each port.

• Packed mode in which the M9K memory block is split into two 4.5 K single-port RAMs.

• Variable port configurations.

• Single-port and simple dual-port modes support for all port widths.

• True dual-port (one read and one write, two reads, or two writes) operation.

• Byte enables for data input masking during writes.

• Two clock-enable control signals for each port (port A and port B).

• Initialization file to preload memory content in RAM and ROM modes.

Control Signals

The clock-enable control signal controls the clock entering the input and output registers and the entire

M9K memory block. This signal disables the clock so that the M9K memory block does not see any clock

edges and does not perform any operations.

©

2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are

trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as

trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html

. Altera warrants performance

of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any

products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,

product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device

specifications before relying on any published information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Advertising