Motorola MVME1X7P - Manual (Page 11)

xi
VME Access, Local Bus, and Watchdog Time-out Control Register ......2-66
Prescaler Control Register ........................................................................2-67
Tick Timer 1 Compare Register ...............................................................2-68
Tick Timer 1 Counter ...............................................................................2-68
Tick Timer 2 Compare Register ...............................................................2-69
Tick Timer 2 Counter ...............................................................................2-69
Board Control Register .............................................................................2-70
Watchdog Timer Control Register ...........................................................2-71
Tick Timer 2 Control Register ..................................................................2-72
Tick Timer 1 Control Register ..................................................................2-73
Prescaler Counter ......................................................................................2-73
Programming the Local Bus Interrupter ...........................................................2-74
Local Bus Interrupter Status Register (bits 24-31) ...................................2-77
Local Bus Interrupter Status Register (bits 16-23) ...................................2-78
Local Bus Interrupter Status Register (bits 8-15) .....................................2-79
Local Bus Interrupter Status Register (bits 0-7) .......................................2-80
Local Bus Interrupter Enable Register (bits 24-31) ..................................2-81
Local Bus Interrupter Enable Register (bits 16-23) ..................................2-82
Local Bus Interrupter Enable Register (bits 8-15) ....................................2-83
Local Bus Interrupter Enable Register (bits 0-7) ......................................2-84
Software Interrupt Set Register (bits 8-15) ...............................................2-85
Interrupt Clear Register (bits 24-31) ........................................................2-85
Interrupt Clear Register (bits 16-23) ........................................................2-86
Interrupt Clear Register (bits 8-15) ..........................................................2-87
Interrupt Level Register 1 (bits 24-31) .....................................................2-87
Interrupt Level Register 1 (bits 16-23) .....................................................2-88
Interrupt Level Register 1 (bits 8-15) .......................................................2-88
Interrupt Level Register 1 (bits 0-7) .........................................................2-89
Interrupt Level Register 2 (bits 24-31) .....................................................2-89
Interrupt Level Register 2 (bits 16-23) .....................................................2-90
Interrupt Level Register 2 (bits 8-15) .......................................................2-90
Interrupt Level Register 2 (bits 0-7) .........................................................2-91
Interrupt Level Register 3 (bits 24-31) .....................................................2-91
Interrupt Level Register 3 (bits 16-23) .....................................................2-92
Interrupt Level Register 3 (bits 8-15) .......................................................2-92
Interrupt Level Register 3 (bits 0-7) .........................................................2-93
Interrupt Level Register 4 (bits 24-31) .....................................................2-93
Interrupt Level Register 4 (bits 16-23) .....................................................2-94
Interrupt Level Register 4 (bits 8-15) .......................................................2-94
Interrupt Level Register 4 (bits 0-7) .........................................................2-95
Vector Base Register ................................................................................2-95
I/O Control Register 1 ..............................................................................2-96