Motorola MVME1X7P - Manual (Page 308)

Index
IN-6 Computer Group Literature Center Web Site
I
N
D
E
X
Interrupt Priority Level register (PCCchip2
ASIC) 3-48
interrupt sources
PCCchip2 VBR 3-17
VMEchip2 ASIC 2-18
interrupt status
GPIO 3-24
LANC bus error 3-36
LANC interrupt 3-35
printer acknowledge 3-39
printer busy 3-43
printer fault 3-40
printer input 3-44
printer paper error 3-42
printer select 3-41
SCC modem 3-28
SCC receive 3-30
SCC transmit 3-29
SCSI processor 3-38
tick timer 1 3-26
tick timer 2 3-26
interrupt status bit 2-77
Interrupt Vector Base register (PCCchip2
ASIC) 3-16
interrupt vectors 1-47
SCC modem 3-28
SCC transmit 3-29
interrupter acknowledge interrupter,
VMEbus 2-19
interrupter control, VMEbus 2-61
interrupts
broadcast 2-15 , 2-16
edge-sensitive (VMEchip2 ASIC) 2-74
hardware 1-17
how to use 1-47
LANC 3-5
masked 2-96
tick timer example 1-47
IRQ1 interrupter, VMEbus 2-19
IRQ7-1 interrupters, VMEbus 2-19
L
LAN
controller interface 3-3
interface 1-14
LTO error 1-62
offboard error 1-61
parity error 1-61
LANC
bus error 3-4
Bus Error Interrupt Control register
(PCCchip2 ASIC) 3-36
Error Status register (PCCchip2 ASIC)
3-34
interrupts 3-5
LCSR
base address 2-20
memory map 2-22
programming model 2-20
LCSR (Local Control and Status Registers),
VMEchip2 2-20
LEDs 2-99
LM/SIG register, VMEchip2 2-104
local bus
accesses from VMEbus 1-46
address counter, DMAC 2-59
address range 2-39
base address, GCSR 2-100
error sources 1-54
interrupt filters, VMEchip2 ASIC 2-98
interrupter summary 2-75
interrupter, how to set up 1-48
map decoder registers 2-38
memory map 1-20 , 1-21
reset 2-106
timeout function 1-17 , 1-54
timeout value 2-66
Transfer Type (TT) signals 1-20
local bus interrupter
DMAC and 2-12
programming 2-74
VMEchip2 2-18