Texas Instruments TMS320C2XX User Manual

Page 585

Advertising
background image

Index

Index-22

synchronous serial port

(continued)

troubleshooting

bits for testing the port

9-27

error conditions

burst mode

9-29

continuous mode

9-29

underflow in transmitter

burst mode

9-29

continuous mode

9-29

synchronous serial port registers

control register (SSPCR)

description

9-8

quick reference

A-12

FIFO buffers

detecting data in receive FIFO buffer (RFNE

bit)

9-9

detecting empty transmit FIFO buffer (TCOMP

bit)

9-9

introduction

9-5

managing contents with SDTR

9-15

overview

9-5

receive shift register (RSR)

9-5

transmit and receive register (SDTR)

9-5

using to access FIFO buffers

9-15

transmit shift register (XSR)

9-5

T

target cable

E-14

target system, connection to emulator

E-1 to E-25

target system emulator connector, designing

E-2

target-system clock

E-12

TBLR instruction

7-186

TBLW instruction

7-189

TC (test/control flag bit)

3-17

response to accumulator event

3-10

response to auxiliary register compare

3-14

TCK signal

E-2, E-3, E-4, E-6, E-7, E-13, E-17,

E-18, E-25

TCOMP bit

9-9

TCR (timer control register)

8-10 to 8-12

’C209

11-15

quick reference

A-9

TDDR (timer divide-down register)

’C203/C204

8-12

’C209

11-16

definition

F-23

TDI signal

E-2, E-3, E-4, E-5, E-6, E-7, E-8, E-13,

E-18

TDO signal

E-4, E-5, E-8, E-19, E-25

temporary register (TREG)

3-6

TEMT bit

10-10

test bus controller

E-22, E-24

test clock

E-12

diagram

E-12

test/control flag bit (TC)

3-17

response to accumulator event

3-10

response to auxiliary register compare

3-14

THRE bit

10-11

TIM (timer counter register)

8-12, F-23 to F-26

TIM bit

10-8

timer

8-8 to 8-13

block diagram

8-8

control register (TCR)

8-10 to 8-12

counter register (TIM)

8-12, F-23 to F-26

divide-down register (TDDR)

’C203/C204

8-12

’C209

11-16

definition

F-23

emulation modes (FREE and SOFT bits)

8-11

interrupt (TINT)

’C203/C204

flag bit

5-22

mask bit

5-23

priority

5-16

vector location

5-16

’C209

flag bit

11-12

mask bit

11-13

priority

11-10

vector location

11-10

interrupt rate

8-13

operation

8-9 to 8-10

period register (PRD)

8-12, F-23 to F-26

prescaler counter (PSC)

’C203/C204

8-11

’C209

11-15

reload

’C203/C204

8-11

’C209

11-15

reset

8-13

setting interrupt rate

8-13

stop/start

’C203/C204

8-12

’C209

11-16

Advertising