Magcard input, Hardware considerations – Echelon I/O Model Reference for Smart Transceivers and Neuron Chips User Manual

Page 96

Advertising
background image

86

Serial I/O Models

Magcard Input

The magcard I/O model is used to transfer synchronous serial data from an ISO

7811 Track 2 magnetic stripe card reader in real time.

See the magtrack1 I/O model for track 1 compatible input, and the

magcard_bitstream input model for a general-purpose magnetic card input.
This model applies to Series 3100 Neuron Chips and Smart Transceivers, and to
Series 5000 Neuron Processors and Smart Transceivers.

Hardware Considerations

The data is presented as a data signal input on pin IO9, and a clock, or a data

strobe, signal input on pin IO8. The data on pin IO9 is clocked on or just
following the falling (negative) edge of the clock signal on IO8, with the least-

significant bit (LSB) first. In addition, any one of the pins IO0 – IO7 can be used
as a timeout pin to prevent lockup in case of abnormal abort of the input bit

stream during the input process.
Up to 40 characters can be read at one time. Both the parity and the
Longitudinal Redundancy Check (LRC) are checked by the Neuron Chip or Smart

Transceiver.

Serial Data

Clock

IO10

IO9

IO8

IO0
IO1
IO2
IO3

IO4
IO5
IO6

IO7

CLOCK

(IO8)

TIMEOUT

DATA

(IO9)

TIME

START OF

io_in()

END OF

io_in()

Timeout

t

hold

IO11

t

high

t

setup

t

clk

t

low

t

wto

t

ret

t

tret

t

fin

Figure 31. Magcard Input and Timing

Advertising