9 timing specification, Timing specification – BECKHOFF EtherCAT IP Core for Xilinx FPGAs v2.04e User Manual

9 timing specification, Timing specification | BECKHOFF EtherCAT IP Core for Xilinx FPGAs v2.04e User Manual | Page 108 / 126