BECKHOFF EtherCAT IP Core for Xilinx FPGAs v2.04e - Manual (Page 11)

FIGURES
Slave Controller – IP Core for Xilinx FPGAs III-XI
Figure 61: SyncSignal timing ............................................................................................................... 108
Figure 62: I²C EEPROM signals .......................................................................................................... 109