2 registers, Registers, Table 9: register availability – BECKHOFF EtherCAT IP Core for Xilinx FPGAs v2.04e User Manual

2 registers, Registers, Table 9: register availability | BECKHOFF EtherCAT IP Core for Xilinx FPGAs v2.04e User Manual | Page 27 / 126