2 sii eeprom interface signals, Sii eeprom interface signals, Table 19: sii eeprom signals – BECKHOFF EtherCAT IP Core for Xilinx FPGAs v2.04e User Manual
Page 66: Figure 25: ethercat ip core clock source (rmii)
Advertising
This manual is related to the following products: