Texas Instruments TMS320C645x DSP - Manual (Page 124)

www.ti.com
5.38 MAC Hash Address Register 2 (MACHASH2)
EMAC Port Registers
The MAC hash address register 2 (MACHASH2) is shown in Figure 66 and described in Table 66 .
Figure 66. MAC Hash Address Register 2 (MACHASH2)
31 16
MACHASH2
R/W-0
15 0
MACHASH2
R/W-0
LEGEND: R/W = Read/Write; -n = value after reset
Table 66. MAC Hash Address Register 2 (MACHASH2) Field Descriptions
Bit Field Value Description
31-0 MACHASH2 Most-significant 32 bits of the hash table corresponding to hash values 32 to 63. If a hash table bit
is set, then a group address that hashes to that bit index is accepted.
Ethernet Media Access Controller (EMAC)/Management Data Input/Output (MDIO) 124 SPRU975B – August 2006
Submit Documentation Feedback