11 filtered receive frames register (rxfiltered), 13 receive octet frames register (rxoctets), 14 good transmit frames register (txgoodframes) – Texas Instruments TMS320C645x DSP User Manual

Page 139: Section 5.50.11, Section 5.50.12, Section 5.50.13, Section 5.50.14

Advertising
background image

www.ti.com

5.50.11 Filtered Receive Frames Register (RXFILTERED)

5.50.12 Receive QOS Filtered Frames Register (RXQOSFILTERED)

5.50.13 Receive Octet Frames Register (RXOCTETS)

5.50.14 Good Transmit Frames Register (TXGOODFRAMES)

EMAC Port Registers

The total number of frames received on the EMAC that the EMAC address matching process indicated
should be discarded. Such a frame is defined as having all of the following:

Was any data frame (not MAC control frame) destined for any unicast, broadcast, or multicast address

Did not experience any CRC error, alignment error, code error

The address matching process decided that the frame should be discarded (filtered) because it did not
match the unicast, broadcast, or multicast address, and it did not match due to promiscuous mode.

To determine the number of receive frames discarded by the EMAC for any reason, sum the following
statistics (promiscuous mode disabled):

Receive fragments

Receive undersized frames

Receive CRC errors

Receive alignment/code errors

Receive jabbers

Receive overruns

Receive filtered frames

This may not be an exact count because the receive overruns statistic is independent of the other
statistics, so if an overrun occurs at the same time as one of the other discard reasons, then the above
sum double-counts that frame.

The total number of frames received on the EMAC that were filtered due to receive quality of service
(QOS) filtering. Such a frame is defined as having all of the following:

Any data or MAC control frame that matched a unicast, broadcast, or multicast address, or matched
due to promiscuous mode

The frame destination channel flow control threshold register (RXnFLOWTHRESH) value was greater
than or equal to the channel's corresponding free buffer register (RXnFREEBUFFER) value

Was of length 64 to RXMAXLEN

RXQOSEN bit is set in RXMBPENABLE

Had no CRC error, alignment error, or code error

See

Section 2.5.5

for definitions of alignment, code, and CRC errors. Overruns have no effect on this

statistic.

The total number of bytes in all good frames received on the EMAC. A good frame is defined as having all
of the following:

Any data or MAC control frame that matched a unicast, broadcast, or multicast address, or matched
due to promiscuous mode

Was of length 64 to RXMAXLEN bytes inclusive

Had no CRC error, alignment error, or code error

See

Section 2.5.5

for definitions of alignment, code, and CRC errors. Overruns have no effect on this

statistic.

The total number of good frames transmitted on the EMAC. A good frame is defined as having all of the
following:

Any data or MAC control frame that was destined for any unicast, broadcast, or multicast address

Was any length

Had no late or excessive collisions, no carrier loss, and no underrun

SPRU975B – August 2006

Ethernet Media Access Controller (EMAC)/Management Data Input/Output (MDIO)

139

Submit Documentation Feedback

Advertising