Texas Instruments TMS320C645x DSP - Manual (Page 128)

www.ti.com
5.42 Transmit Pause Timer Register (TXPAUSE)
EMAC Port Registers
The Transmit Pause Timer Register (TXPAUSE) is shown in Figure 70 and described in Table 70 .
Figure 70. Transmit Pause Timer Register (TXPAUSE)
31 16
Reserved
R-0
15 0
PAUSETIMER
R-0
LEGEND: R = Read only; -n = value after reset
Table 70. Transmit Pause Timer Register (TXPAUSE) Field Descriptions
Bit Field Value Description
31-16 Reserved 0 Reserved
15-0 PAUSETIMER Transmit pause timer value. These bits allow the contents of the transmit pause timer to be
observed. The transmit pause timer is loaded by a received (incoming) pause frame, and then
decremented at slot time intervals down to 0 at which time EMAC transmit frames are again
enabled.
Ethernet Media Access Controller (EMAC)/Management Data Input/Output (MDIO) 128 SPRU975B – August 2006
Submit Documentation Feedback