5 phy link status register (link), Link), Descriptions – Texas Instruments TMS320C645x DSP User Manual

Page 70: Section 4.5

Advertising
background image

www.ti.com

4.5

PHY Link Status Register (LINK)

MDIO Registers

The PHY link status register (LINK) is shown in

Figure 19

and described in

Table 18

.

Figure 19. PHY Link Status Register (LINK)

31

16

LINK

R-0

15

0

LINK

R-0

LEGEND: R = Read only; -n = value after reset

Table 18. PHY Link Status Register (LINK) Field Descriptions

Bit

Field

Value

Description

31-0

LINK

MDIO Link state bits. This register is updated after a read of the Generic Status Register of a PHY.
The bit is set if the PHY with the corresponding address has link and the PHY acknowledges the
read transaction. The bit is reset if the PHY indicates it does not have link or fails to acknowledge
the read transaction. Writes to the register have no effect.

0

The PHY indicates it does not have a link or fails to acknowledge the read transaction

1

The PHY with the corresponding address has a link and the PHY acknowledges the read
transaction

Ethernet Media Access Controller (EMAC)/Management Data Input/Output (MDIO)

70

SPRU975B – August 2006

Submit Documentation Feedback

Advertising