Texas Instruments TMS320C645x DSP - Manual (Page 127)

www.ti.com
5.41 Receive Pause Timer Register (RXPAUSE)
EMAC Port Registers
The receive pause timer register (RXPAUSE) is shown in Figure 69 and described in Table 69 .
Figure 69. Receive Pause Timer Register (RXPAUSE)
31 16
Reserved
R-0
15 0
PAUSETIMER
R-0
LEGEND: R = Read only; -n = value after reset
Table 69. Receive Pause Timer Register (RXPAUSE) Field Descriptions
Bit Field Value Description
31-16 Reserved 0 Reserved
15-0 PAUSETIMER Receive pause timer value. These bits allow the contents of the receive pause timer to be
observed. The receive pause timer is loaded with FF00h when the EMAC sends an outgoing pause
frame (with pause time of FFFFh). The receive pause timer is decremented at slot time intervals. If
the receive pause timer decrements to 0, then another outgoing pause frame is sent and the
load/decrement process is repeated.
SPRU975B – August 2006 Ethernet Media Access Controller (EMAC)/Management Data Input/Output (MDIO) 127
Submit Documentation Feedback