2 logic boa rd op tion bo ard -1, Op tion bo ard -2, Main board – Hitachi SJ700-2 Series User Manual
Page 56: Control t erminal board, Hit a chi, Uv w
Advertising
![background image](/manuals/98550/56/background.png)
SJ700-055-1
10LF**2 Circuit
Dia
g
ram
6-2
Logic
Boa
rd
Op
tion
Bo
ard
-1
OP
T1
C
Op
tion
Bo
ard
-2
OP
T2
C
Thermisto
r
Thermisto
r
R0T0 TM
Board
1
21
20
4
21
1
40
20
Main Board
J92
G2
G1
J72
Control T
erminal
Board
T
M
2
(RS
42
2
/MODB
US-R
T
U
)
CN1
PLUG
OPEC
TMC
FA
N
FA
N
J36
J31
J91
J91
J92
J51
R
J21 J22
Gro
und
T
er
m
in
al
w
ith Jumper
(EU/JPN s
w
itch)
T0
R0
J1
J1
Flat Cable
R
T
G
G
R
S
T
P
PD
N
RB
Ch
a
rge
La
m
p
AL2
3
H O2
AM
FM
TH
FW
8
C
M
1 5
1
14
13
11
AL1
L
O
OI AM
I
PLC
C
M
1
7
6
4
2
15
CM2
12 AL0
P24
%
A
ALARM
R
UN
PRG
V
Hz
kW
1
2
POWER
HIT
A
CHI
ST
R
RU
N
ST
O
P
/RE
SET
F
UNC
PIM
+
-
Bus Cap
acitor
Boar
d
U
V
W
R
J73
CT
U
CT
W
Advertising