Rainbow Electronics 71M6542G User Manual
Page 118
118
© 2008–2011 Teridian Semiconductor Corporation
v1.1
Name
Location
Rst Wk Dir Description
LCD_VMODE[1:0]
2401[7:6]
00 00 R/W
Specifies how VLCD is generated. See
for the definition of V3P3L.
LCD_VMODE Description
11
External VLCD
10
LCD boost and LCD DAC enabled
01
LCD DAC enabled
00
No boost and no DAC. VLCD=V3P3L.
LCD_Y
2400[2]
0 – R/W
LCD Blink Frequency (ignored if blink is disabled).
1 = 1 Hz, 0 = 0.5 Hz
LKPADDR[6:0]
2887[6:0]
0 0 R/W The address for reading and writing the RTC lookup RAM
LKPAUTOI
2887[7]
0 0 R/W
Auto-increment flag. When set, LKPADDR auto-increments every time
LKP_RD or LKP_WR is pulsed. The incremented address can be read at
LKPADDR[6:0].
LKPDAT[7:0]
2888[7:0]
0 0 R/W The data for reading and writing the RTC lookup RAM.
LKP_RD
LKP_WR
2889[1]
2889[0]
0
0
0
0
R/W
R/W
Strobe bits for the RTC lookup RAM read and write. When set, the
LKPADDR[6:0] field and LKPDAT register is used in a read or write
operation. When a strobe is set, it stays set until the operation completes, at
which time the strobe is cleared and LKPADDR[6:0] is incremented if the
LKPAUTOI bit is set.
MPU_DIV[2:0]
2200[2:0]
0 0 R/W
MPU clock rate is:
MPU Rate = MCK Rate * 2
-(2+MPU_DIV[2:0])
.
The maximum value for MPU_DIV[2:0] is 4. Based on the default values of
the PLL_FAST bit and MPU_DIV[2:0], the power up MPU rate is 6.29 MHz / 4
= 1.5725 MHz. The minimum MPU clock rate is 38.4 kHz when PLL_FAS T =
1.
MUX0_SEL[3:0]
2105[3:0]
0 0 R/W Selects which ADC input is to be converted during time slot 0.
MUX1_SEL[3:0]
2105[7:4]
0 0 R/W Selects which ADC input is to be converted during time slot 1.
MUX2_SEL[3:0]
2104[3:0]
0 0 R/W Selects which ADC input is to be converted during time slot 2.
MUX3_SEL[3:0]
2104[7:4]
0 0 R/W Selects which ADC input is to be converted during time slot 3.
MUX4_SEL[3:0]
2103[3:0]
0 0 R/W Selects which ADC input is to be converted during time slot 4.
MUX5_SEL[3:0]
2103[7:4]
0 0 R/W Selects which ADC input is to be converted during time slot 5.
MUX6_SEL[3:0]
2102[3:0]
0 0 R/W Selects which ADC input is to be converted during time slot 6.
MUX7_SEL[3:0]
2102[7:4]
0 0 R/W Selects which ADC input is to be converted during time slot 7.
MUX8_SEL[3:0]
2101[3:0]
0 0 R/W Selects which ADC input is to be converted during time slot 8.
MUX9_SEL[3:0]
2101[7:4]
0 0 R/W Selects which ADC input is to be converted during time slot 9.
MUX10_SEL[3:0]
2100[3:0]
0 0 R/W Selects which ADC input is to be converted during time slot 10.