v1.1
© 2008–2011 Teridian Semiconductor Corporation
137
Figure 46: CE Data Flow: Squaring and Summation Stages
I0
W0
SQUARE
W1
VAR0
VAR1
V0
I1
I0SQ
V0SQ
I1SQ
SUM
I0SQSUM_X
V0SQSUM_X
I1SQSUM_X
SUM
W0SUM_X
W1SUM_X
VAR0SUM_X
VAR1SUM_X
Σ
Σ
Σ
Σ
Σ
Σ
Σ
SUM_SAMPS=2520
MPU
F0
I
2
I
2
V
2