Interfaces overview, Application interfaces, Hmc interface – Altera Hybrid Memory Cube Controller User Manual

Page 30: Interfaces overview -2, Application interfaces -2, Hmc interface -2

Advertising
background image

The HMC Controller IP core includes the following components:
• Two data paths, an HMC TX path and an HMC RX path. Each path includes a link layer module, a

lane swapper, and high-speed transceivers on the HMC link.

• An initialization state machine.

• A register control block.

• An Arria 10 Native PHY dynamic reconfiguration block.
The TX lane swapper remaps the HMC TX lanes to transceiver channels according to the TX mapping

parameter. The RX lane swapper remaps the HMC RX lanes from transceiver channels according to the

RX mapping parameter.

Interfaces Overview

The Altera HMC Controller IP core supports multiple external interfaces.

Application Interfaces

The data path request and response interfaces, also called the application request interface and the

application response interface, provide a 256-bit or 512-bit data bus and dedicated signals for the applica‐

tion to provide HMC request packet field values and to read HMC response packet field values.
The interfaces support HMC Read and HMC Write requests with specific payload sizes.

Table 3-1: Application Data Width and Supported Payloads Depend on IP Core Variation

IP Core Variation

Full-width

Half-width

Memory Interface to HMC Device

16-lane link

8-lane link

Client Data Interface Width

512 bit

256 bit

READ and WRITE Transaction Payload Support

(Bytes)

16, 32, 64, 128

16, 32, 48, 64, 80, 96, 112,

128

Related Information

Application Interface Signals

on page 4-1

HMC Interface

The HMC interface connects to the external HMC device, and complies with the HMC specification. The

interface provides a single 8-lane or 16-lane link, configured in an Altera device in 8 or 16 adjacent

transceiver channels.
The HMC Controller IP core operates in Response Open Loop Mode.

Related Information

HMC Interface Signals

on page 4-8

The HMC Controller IP core's HMC interface connects to the external HMC device's link interface and

main reset signal.

HMC Controller IP Core Supported HMC Transaction Types

on page 1-3

3-2

Interfaces Overview

UG-01152

2015.05.04

Altera Corporation

Functional Description

Send Feedback

Advertising