Altera Cyclone V GX FPGA Development Board User Manual

Page 38

Advertising
background image

2–30

Chapter 2: Board Components

Components and Interfaces

Cyclone V GX FPGA Development Board

May 2013

Altera Corporation

Reference Manual

74

HSMA_RX_D_N4

E15

LVDS or 2.5-V LVDS RX bit 4n or CMOS bit 23

77

HSMA_TX_D_P5

E23

LVDS or 2.5-V LVDS TX bit 5 or CMOS bit 24

78

HSMA_RX_D_P5

C16

LVDS or 2.5-V LVDS RX bit 5 or CMOS bit 25

79

HSMA_TX_D_N5

D22

LVDS or 2.5-V LVDS TX bit 5n or CMOS bit 26

80

HSMA_RX_D_N5

C15

LVDS or 2.5-V LVDS RX bit 5n or CMOS bit 27

83

HSMA_TX_D_P6

B18

LVDS or 2.5-V LVDS TX bit 6 or CMOS bit 28

84

HSMA_RX_D_P6

F16

LVDS or 2.5-V LVDS RX bit 6 or CMOS bit 29

85

HSMA_TX_D_N6

A18

LVDS or 2.5-V LVDS TX bit 6n or CMOS bit 30

86

HSMA_RX_D_N6

E16

LVDS or 2.5-V LVDS RX bit 6n or CMOS bit 31

89

HSMA_TX_D_P7

B19

LVDS or 2.5-V LVDS TX bit 7 or CMOS bit 32

90

HSMA_RX_D_P7

G18

LVDS or 2.5-V LVDS RX bit 7 or CMOS bit 33

91

HSMA_TX_D_N7

A19

LVDS or 2.5-V LVDS TX bit 7n or CMOS bit 34

92

HSMA_RX_D_N7

F18

LVDS or 2.5-V LVDS RX bit 7n or CMOS bit 35

95

HSMA_CLK_OUT_P1

B26

LVDS or 2.5-V LVDS or CMOS clock out 1 or CMOS bit 36

96

HSMA_CLK_IN_P1

H19

LVDS or 2.5-V LVDS or CMOS clock in 1 or CMOS bit 37

97

HSMA_CLK_OUT_N1

A26

LVDS or 2.5-V LVDS or CMOS clock out 1 or CMOS bit 38

98

HSMA_CLK_IN_N1

J18

LVDS or 2.5-V LVDS or CMOS clock in 1 or CMOS bit 39

101

HSMA_TX_D_P8

B22

LVDS or 2.5-V LVDS TX bit 8 or CMOS bit 40

102

HSMA_RX_D_P8

F19

LVDS or 2.5-V LVDS RX bit 8 or CMOS bit 41

103

HSMA_TX_D_N8

B21

LVDS or 2.5-V LVDS TX bit 8n or CMOS bit 42

104

HSMA_RX_D_N8

E18

LVDS or 2.5-V LVDS RX bit 8n or CMOS bit 43

107

HSMA_TX_D_P9

A21

LVDS or 2.5-V LVDS TX bit 9 or CMOS bit 44

108

HSMA_RX_D_P9

D20

LVDS or 2.5-V LVDS RX bit 9 or CMOS bit 45

109

HSMA_TX_D_N9

A20

LVDS or 2.5-V LVDS TX bit 9n or CMOS bit 46

110

HSMA_RX_D_N9

C19

LVDS or 2.5-V LVDS RX bit 9n or CMOS bit 47

113

HSMA_TX_D_P10

D23

LVDS or 2.5-V LVDS TX bit 10 or CMOS bit 48

114

HSMA_RX_D_P10

C21

LVDS or 2.5-V LVDS RX bit 10 or CMOS bit 49

115

HSMA_TX_D_N10

C22

LVDS or 2.5-V LVDS TX bit 10n or CMOS bit 50

116

HSMA_RX_D_N10

C20

LVDS or 2.5-V LVDS RX bit 10n or CMOS bit 51

119

HSMA_TX_D_P11

B23

LVDS or 2.5-V LVDS TX bit 11 or CMOS bit 52

120

HSMA_RX_D_P11

F20

LVDS or 2.5-V LVDS RX bit 11 or CMOS bit 53

121

HSMA_TX_D_N11

A23

LVDS or 2.5-V LVDS TX bit 11n or CMOS bit 54

122

HSMA_RX_D_N11

E20

LVDS or 2.5-V LVDS RX bit 11n or CMOS bit 55

125

HSMA_TX_D_P12

C24

LVDS or 2.5-V LVDS TX bit 12 or CMOS bit 56

126

HSMA_RX_D_P12

E22

LVDS or 2.5-V LVDS RX bit 12 or CMOS bit 57

127

HSMA_TX_D_N12

B24

LVDS or 2.5-V LVDS TX bit 12n or CMOS bit 58

128

HSMA_RX_D_N12

E21

LVDS or 2.5-V LVDS RX bit 12n or CMOS bit 59

131

HSMA_TX_D_P13

D25

LVDS or 2.5-V LVDS TX bit 13 or CMOS bit 60

132

HSMA_RX_D_P13

L20

LVDS or 2.5-V LVDS RX bit 13 or CMOS bit 61

Table 2–24. HSMC Interface Pin Assignments, Schematic Signal Names, and Functions (Part 3 of 4)

Board

Reference (J1)

Schematic Signal Name

Cyclone V GX

Pin Number

I/O Standard

Description

Advertising