Configuration, status, and setup elements, Configuration, Fpga configuration over embedded usb-blaster – Altera Cyclone IV GX FPGA Development Board User Manual

Page 20: Configuration, status, and setup elements –12, Configuration –12, Fpga configuration over embedded usb-blaster –12

Advertising
background image

2–12

Chapter 2: Board Components

Configuration, Status, and Setup Elements

Cyclone IV GX FPGA Development Board

May 2013

Altera Corporation

Reference Manual

Table 2–6

lists the MAX

II CPLD EPM2210 System Controller component reference

and manufacturing information.

Configuration, Status, and Setup Elements

This section describes the board's configuration, status, and setup elements.

Configuration

This section describes the FPGA, flash memory, and MAX

II CPLD EPM2210 System

Controller device configuration methods supported by the Cyclone IV GX FPGA
development board. The Cyclone IV GX FPGA development board supports the
following configuration methods:

Embedded USB-Blaster is the default method for configuring the FPGA at any
time using the Quartus II Programmer in JTAG mode with the supplied USB cable.

Flash memory download is used for storing FPGA images which the MAX

II

CPLD EPM2210 System Controller uses to configure the Cyclone IV GX device
either on board power-up or after the program load push-button switch (S8) is
pressed.

External USB-Blaster for configuring the FPGA using an external USB-Blaster.

Serial configuration (EPCS) device (U18) is used to store configuration data for
FPGA device that supports active serial (AS) configuration and reloads the data to
the FPGA upon reconfiguration. Use the program select push-button switch (S7) to
select the configuration files to be loaded from either page 0 (factory location),
page 1 (user location), or from the EPCS device.

FPGA Configuration over Embedded USB-Blaster

The USB-Blaster is implemented using a USB Type-B connector (J4), a FTDI USB 2.0
PHY device (U4), and an Altera MAX II CPLD (U7). This allows the configuration of
the FPGA using a USB cable directly connected between the USB port on the board
(J4) and a USB port of a PC running the Quartus II software. The JTAG chain is
normally mastered by the embedded USB-Blaster found in the MAX

II CPLD

EPM2210 System Controller.

Table 2–6. MAX II CPLD EPM2210 System Controller Component Reference and Manufacturing Information

Board Reference

Description

Manufacturer

Manufacturing

Part Number

Manufacturer

Website

U7

IC - MAX II CPLD EPM2210G
256FBGA -3 LF 1.8V VCCINT

Altera

Corporation

EPM2210GF256C3N

www.altera.com

Advertising