Texas Instruments TMS320C67X/C67X+ DSP User Manual
Page 385
Advertising
Functional Unit Constraints
4-53
Pipeline
SPRU733
Table 4−37 shows the instruction constraints for store instructions executing
on the .D unit.
Table 4−37. Store .D-Unit Instruction Constraints
Instruction Execution
Cycle
1
2
3
4
Store
RW
Instruction Type
Subsequent Same-Unit Instruction Executable
Single-cycle
n
n
n
Load
n
n
n
Store
n
n
n
Instruction Type
Same Side, Different Unit, Both Using Cross Path Executable
16 × 16 multiply
n
n
n
MPYI
n
n
n
MPYID
n
n
n
MPYDP
n
n
n
Single-cycle
n
n
n
DP compare
n
n
n
2-cycle DP
n
n
n
Branch
n
n
n
4-cycle
n
n
n
INTDP
n
n
n
ADDDP/SUBDP
n
n
n
Legend:
= E1 phase of the single-cycle instruction; R = Sources read for the instruction; W = Destinations written for the
instruction;
n
= Next instruction can enter E1 during cycle
Advertising