GE Industrial Solutions Entellisys 5.0 Integrator's Guide User Manual

Page 144

Advertising
background image

Modbus Memory Map Format Codes

144

5

[44] NOR (2-16 INPUTS)

[46] NAND (2-16 INPUTS)

[48] TIMER (1-32)

[50] ASSIGN VIRTUAL OUTPUT (1 - 64)

[52] SELF-TEST ERROR (See F141 for range)

[56] ACTIVE SETTING GROUP (1-8)

[62] MISCELLANEOUS EVENTS (See F146 for range)

[64-127] ELEMENT STATES (Refer to Memory Map Element States Section)

F500

UINT16

PACKED BITFIELD











First register indicates I/O state with bits 0(MSB)-15(LSB) corresponding to I/0 state 1-16.
Second register indicates I/O state with bits 0-15 corresponding to I/0 state 17-32 (if
required). Third register indicates I/O state with bits 0-15 corresponding to I/0 state 33-48
(if required). Fourth register indicates I/O state with bits 0-15 corresponding to I/0 state
49-64 (if required). The number of registers required is determined by the specific data
item.
A bit value of 0 = Off, 1 = On

F701

BITFIELD

SRCx Node Internal Diagnostics Bit Mask

0

Power-on Self Test Error Detected

1

Built-In-Test Error Detected

2

Invalid

Data

Detected

3

Jamb sync occurred over threshold

4

Invalid node configuration detected

5

Invalid CRC check of node firmware

6

IButton

Missing

7

EEPROM

Configuration

Invalid

8

Not

Used

9

Not

Used

10

Not

Used

11

Not

Used

Format Name Format Type/Bitmask

Format Definition

Advertising