Maxim Integrated DS21Q55 User Manual

Product preview

Advertising
background image

Product Preview

DS21Q55

Note: This Product Preview contains preliminary information and is subject to change without notice.
Some revisions of this device may incorporate deviations from published specifications known as errata.
Multiple revisions of any device may be simultaneously available through various sales channels. For
information about device errata, visit:

http://dbserv.maxim-ic.com/errata.cfm

.

Please contact

[email protected]

or search

http://www.maxim-ic.com

for updated

information.

X




FEATURES:

Complete T1 (DS1)/ISDN–PRI/J1 transceiver
functionality
§ Complete E1 (CEPT) PCM-30/ISDN-PRI

transceiver functionality

§ Short- and long-haul line interface for

clock/data recovery and wave shaping

§ CMI coder/decoder
§ Crystal-less jitter attenuator
§ Dual HDLC controllers
§ On-chip programmable BERT generator and

detector

§ Internal software-selectable receive and

transmit side termination resistors

§ Dual two-frame elastic-store slip buffers to

interface backplanes up to 16.384MHz

§ 16.384MHz, 8.192MHz, 4.096MHz, or

2.048MHz clock output synthesized to
recovered network clock

§ Programmable output clocks for fractional

T1, E1, H0, and H12 applications

§ Interleaving PCM bus operation
§ 8-bit parallel control port, multiplexed or

nonmultiplexed, Intel or Motorola

§ IEEE 1149.1 JTAG-boundary scan
§ 3.3V supply with 5V tolerant I/O
§ Signaling System 7 (SS7) support

APPLICATIONS:

§ Routers
§ Channel Service Units (CSUs)
§ Data Service Units (DSUs)
§ Muxes
§ Switches
§ Channel Banks
§ T1/E1 Test Equipment
§ DSL Add/Drop Multiplexers


ORDERING INFORMATION

DS21Q55

27mm BGA (0

°

C to +70

°

C)

DS21Q55N 27mm BGA (-40

°

C to +85

°

C)














1. DESCRIPTION

The DS21Q55 is a quad MCM device featuring independent transceivers that can be software configured
for T1, E1, or J1 operation. Each is composed of a line interface unit (LIU), framer, HDLC controllers,
and a TDM backplane interface, and is controlled via an 8-bit parallel port configured for Intel or
Motorola bus operations. The DS21Q55 is software compatible with the DS2155 single transceiver. It is
pin compatible with the DS21Qx5y family of products.

PRODUCT PREVIEW

DS21Q55 Quad T1/E1/J1 Transceiver

www.maxim-ic.com

Advertising