Maxim Integrated DS21Q55 - Manual (Page 228)

Product Preview DS21Q55
228 of 248 012103
Please contact [email protected] or search http://www.maxim-ic.com for updated
information.
TRANSMIT SIDE BOUNDARY TIMING, TSYSCLK = 2.048MHz (With Elastic
Store Enabled) Figure 35-21
NOTE:
1) TCHBLK is programmed to block channel 31.
LSB F LSB MSB
CHANNEL 1 CHANNEL 32
A B C D A B
TSYSCLK
TSER
TSSYNC
TSIG
TCHCLK
TCHBLK
CHANNEL 31
A
CHANNEL 31 CHANNEL 32 CHANNEL 1
1 4
2,3
C D