3 receive side ac characteristics, 40 ° c to +85 ° c; v – Maxim Integrated DS21Q55 User Manual

Page 239

Advertising
background image

Product Preview

DS21Q55

239 of 248

012103

Please contact

[email protected]

or search

http://www.maxim-ic.com

for updated

information.

34.3 Receive Side AC Characteristics

AC CHARACTERISTICS–RECEIVE SIDE
(0

°

C to +70

°

C; V

DD

= 3.3V

±

5% for DS21Q55;

-

40

°

C to +85

°

C; V

DD

= 3.3V

±

5% for DS21Q55N)

PARAMETER

SYMBOL

MIN

TYP

MAX

UNITS

NOTES

RCLKO Period

t

LP

488 (E1)
648 (T1)

ns
ns

RCLKO Pulse Width

t

LH

t

LL

200
200

.5 t

LP

.5 t

LP

ns
ns

1
1

RCLKO Pulse Width

t

LH

t

LL

150
150

.5 t

LP

.5 t

LP

ns
ns

2
2

RCLKI Period

t

CP

488 (E1)
648 (T1)

ns

RCLKI Pulse Width

t

CH

t

CL

20
20

.5 t

CP

.5 t

CP

ns
ns


RSYSCLK Period

t

SP

t

SP

t

SP

t

SP

t

SP

648
488
244
122

61

ns
ns

3
4
5
6
7

RSYSCLK Pulse Width

t

SH

t

SL

20
20

.5 t

SP

.5 t

SP

ns
ns

RSYNC Setup to RSYSCLK
Falling

t

SU

20

ns

RSYNC Pulse Width

t

PW

50

ns

RPOSI/RNEGI Setup to RCLKI
Falling

t

SU

20

ns

RPOSI/RNEGI Hold From RCLKI
Falling

t

HD

20

ns

RSYSCLK, RCLKI Rise and Fall
Times

t

R

, t

F

22

ns

Delay RCLKO to RPOSO,
RNEGO Valid

t

DD

50

ns

Delay RCLK to RSER, RDATA,
RSIG, RLINK Valid

t

D1

50

ns

Delay RCLK to RCHCLK,
RSYNC, RCHBLK, RFSYNC,
RLCLK

t

D2

50

ns

Delay RSYSCLK to RSER, RSIG
Valid

t

D3

22

ns

Delay RSYSCLK to RCHCLK,
RCHBLK, RMSYNC, RSYNC

t

D4

22

ns

See Figures 37-8 to 37-10

Advertising