2 receive side pins – Maxim Integrated DS21Q55 User Manual

Page 16

Advertising
background image

Product Preview

DS21Q55

16 of 248

012103

Please contact

[email protected]

or search

http://www.maxim-ic.com

for updated

information.


Signal Name:

TNEGIx

Signal Description:

Transmit Negative Data Input

Signal Type:

Input

Sampled on the falling edge of TCLKI for data to be transmitted out onto the T1 line. Can be internally connected to TNEGO
by tying the LIUC pin high. TPOSI and TNEGI can be tied together in NRZ applications.

Signal Name:

TCLKIx

Signal Description:

Transmit Clock Input

Signal Type:

Input

Line interface transmit clock. Can be internally connected to TCLKO by tying the LIUC pin high.


3.2 Receive Side Pins


Signal Name:

RLINKx

Signal Description:

Receive Link Data

Signal Type:

Output

T1 Mode: Updated with either FDL data (ESF) or Fs bits (D4) or Z bits (ZBTSI) one RCLK before the start of a frame.
E1 Mode: Updated with the full E1 data stream on the rising edge of RCLK.

Signal Name:

RLCLKx

Signal Description:

Receive Link Clock

Signal Type:

Output

T1 Mode: A 4kHz or 2kHz (ZBTSI) clock for the RLINK output.
E1 Mode: A 4kHz to 20kHz clock.

Signal Name:

RCLKx

Signal Description:

Receive Clock

Signal Type:

Output

1.544MHz (T1) or 2.048MHz (E1) clock that is used to clock data through the receive-side framer.

Signal Name:

RCHCLKx

Signal Description:

Receive Channel Clock

Signal Type:

Output

A 192kHz (T1) or 256kHz (E1) clock that pulses high during the LSB of each channel can also be programmed to output a
gated receive-bit clock for fractional T1/E1 applications. Synchronous with RCLK when the receive-side elastic store is
disabled. Synchronous with RSYSCLK when the receive-side elastic store is enabled. Us eful for parallel-to-serial conversion
of channel data.

Signal Name:

RCHBLKx

Signal Description:

Receive Channel Block

Signal Type:

Output

A user-programmable output that can be forced high or low during any of the 24 T1 or 32 E1 channels. Synchronous with
RCLK when the receive-side elastic store is disabled. Synchronous with RSYSCLK when the receive-side elastic store is
enabled. Also useful for locating individual channels in drop-and-insert applications, for external per-channel loopback, and
for per-channel conditioning. See Channel Blocking Registers.

Signal Name:

RSERx

Signal Description:

Receive Serial Data

Signal Type:

Output

Received NRZ serial data. Updated on rising edges of RCLK when the receive-side elastic store is disabled. Updated on the
rising edges of RSYSCLK when the receive-side elastic store is enabled.

Advertising