Quiescent current requirements – Xilinx DS610 User Manual

Page 13

Advertising
background image

Spartan-3A DSP FPGA Family: DC and Switching Characteristics

DS610 (v3.0) October 4, 2010

www.xilinx.com

Product Specification

13

Quiescent Current Requirements

Table 9: Quiescent Supply Current Characteristics

(1)

Symbol

Description

Device

Power

Typical

(2)

Commercial

Maximum

(2)

Industrial

Maximum

(2)

Units

I

CCINTQ

Quiescent V

CCINT

supply current

XC3SD1800A

C,I

41

390

500

mA

LI

36

175

mA

XC3SD3400A

C,I

64

550

725

mA

LI

55

300

mA

I

CCOQ

Quiescent V

CCO

supply current

XC3SD1800A

C,I

0.4

4

5

mA

LI

0.2

5

mA

XC3SD3400A

C,I

0.4

4

5

mA

LI

0.2

5

mA

I

CCAUXQ

Quiescent V

CCAUX

supply current

XC3SD1800A

C,I

25

90

110

mA

LI

24

72

mA

XC3SD3400A

C,I

39

130

160

mA

LI

38

105

mA

Notes:

1.

The numbers in this table are based on the conditions set forth in

Table 7

.

2.

Quiescent supply current is measured with all I/O drivers in a high-impedance state and with all pull-up/pull-down resistors at the I/O pads
disabled. Typical values are characterized using typical devices at room temperature (T

J

of 25°C at V

CCINT

= 1.2V, V

CCO

= 3.3V, and V

CCAUX

= 2.5V). The maximum limits are tested for each device at the respective maximum specified junction temperature and at maximum voltage
limits with V

CCINT

= 1.26V, V

CCO

= 3.6V, and V

CCAUX

= 3.6V. The FPGA is programmed with a “blank” configuration data file (that is, a design

with no functional elements instantiated). For conditions other than those described above (for example, a design including functional
elements), measured quiescent current levels will be different than the values in the table.

3.

For more accurate estimates for a specific design, use the Xilinx XPower tools. There are two recommended ways to estimate the total power
consumption (quiescent plus dynamic) for a specific design: a) The

Spartan-3A DSP FPGA XPower Estimator

provides quick, approximate,

typical estimates, and does not require a netlist of the design. b) XPower Analyzer uses a netlist as input to provide maximum estimates as
well as more accurate typical estimates.

4.

The maximum numbers in this table indicate the minimum current each power rail requires in order for the FPGA to power-on successfully.

5.

For information on the power-saving Suspend mode, see

XAPP480

: Using Suspend Mode in Spartan-3 Generation FPGAs. Suspend mode

typically saves 40% total power consumption compared to quiescent current.

Advertising