Motorola ColdFire MCF5281 - Manual (Page 426)

UART Modules
23-6 Freescale Semiconductor
23.3.2 UART Mode Register 2 (UMR2n)
The UMR2n registers control UART module configuration. UMR2n can be read or written when the mode
register pointer points to it, which occurs after any access to UMR1n. UMR2n accesses do not update the
pointer.
2
PT
Parity type. PM and PT together select parity type (PM = 0x) or determine whether a data or address character is
transmitted (PM = 11).
1–0
B/C Bits per character. Selects the number of data bits per character to be sent. The values shown do not include start,
parity, or stop bits.
00 5 bits
01 6 bits
10 7 bits
11 8 bits
IPSBAR
Offset:
0x00_0200 (UMR20)
0x00_0240 (UMR21)
0x00_0280 (UMR22) Access: User read/write
1
7 6 5 4 3 2 1 0
R
CM TXRTS TXCTS SB
W
Reset: 0 0 0 0 0 0 0 0
1 After UMR1n is read or written, the pointer points to UMR2n
Figure 23-4. UART Mode Registers 2 (UMR2n)
Table 23-3. UMR1n Field Descriptions (continued)
Field Description
PM Parity Mode Parity Type (PT= 0) Parity Type (PT= 1)
00 With parity Even parity Odd parity
01 Force parity Low parity High parity
10 No parity N/A
11 Multidrop mode Data character Address character
MCF5282 and MCF5216 ColdFire Microcontroller User’s Manual, Rev. 3