Altera Floating-Point - Manual (Page 55)

ALTFP_DIV IP Core
6
2014.12.19
UG-01058 Subscribe
Send Feedback
ALTFP_DIV Features
The ALTFP_DIV IP core offers the following features:
• Division functions.
• Optional exception handling output ports such as
zero
,
division_by_zero
,
overflow
,
underflow
,
and
nan
.
• Optimization of speed and area.
• Low latency option.
ALTFP_DIV Output Latency
The output latency options for the ALTFP_DIV IP core differs depending on the precision selected, the
width of the mantissa, or both. You have the choice of selecting the smaller figures of clock cycles delay in
your design if the low latency option is desired.
Table 6-1: Latency Options for Each Operation
Precision Mantissa Width Latency (in clock cycles)
Single 23 6, 14, 33
Double 52 10, 24, 61
© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html . Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134