Altera Floating-Point - Manual (Page 63)

ALTFP_MULT IP Core
7
2014.12.19
UG-01058 Subscribe
Send Feedback
ALTFP_MULT IP Core Features
The ALTFP_MULT IP core offers the following features:
• Multiplication functions.
• Optional exception handling output ports such as
zero
,
overflow
,
underflow
, and
nan
.
• Optional dedicated multiplier circuitries in Cyclone and Stratix series.
ALTFP_MULT Output Latency
The output latency options for the ALTFP_MULT IP core are similar for all precisions.
Table 7-1: Latency Options for Each Precision Format
Precision Mantissa Width Latency (in clock cycles)
Single 23 5, 6, 10,11
Double 52 5, 6, 10,11
Single-Extended 31–52 5, 6, 10,11
ALTFP_MULT Truth Table
Table 7-2: Truth Table for Multiplier Operations
DATAA[] DATAB[] RESULT[] Overflow Underflow Zero NaN
Normal Normal Normal 0 0 0 0
Normal Normal Denormal 0 1 1 0
Normal Normal Infinity 1 0 0 0
© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html . Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134