Figure a-69. ni pci/pxi-6052e block diagram, Ni pci/pxi-6052e block diagram, Ni pci/pxi-6052e pinout – National Instruments Data Acquisition Device E Series User Manual

Page 215

Advertising
background image

Appendix A

Device-Specific Information

E Series User Manual

A-80

ni.com

Two 24-bit counter/timers for TIO

A 68-pin I/O connector

Because the NI 6052E devices have no DIP switches, jumpers, or
potentiometers, you can easily configure and calibrate them through
software.

NI PCI/PXI-6052E Block Diagram

Figure A-69 shows a block diagram of the NI PCI/PXI-6052E.

Figure A-69. NI PCI/PXI-6052E Block Diagram

NI PCI/PXI-6052E Pinout

Figure A-70 shows the NI PCI/PXI-6052E device pinout.

Note

Some hardware accessories may not yet reflect the NI-DAQmx terminal names. If

you are using an E Series device in Traditional NI-DAQ (Legacy), refer to Table 1-5 in
Chapter 1 for the Traditional NI-DAQ (Legacy) signal names.

PCI/PXI Bus

Configuration

Memory

Timing

PFI / Trigger

I/O Connector

6

2

2

RTSI Bus

Digital I/O (8)

16-Bit

Sampling

A/D

Converter

REF

Buffer

Programmable
Gain
Amplifier

Calibration

Mux

Mux Mode

Selection

Switches

Voltage

REF

Calibration

DACs

DAC0

DAC1

DAQ - STC

Analog Input

Timing/Control

Analog Output

Timing/Control

Digital I/O

Trigger

Counter/

Timing I/O

RTSI Bus

Interface

DMA/

Interrupt
Request

Bus

Interface

8

8

AI Control

IRQ

DMA

AO Control

Data (16)

Trigger Level

DACs

Analog
Trigger

Circuitry

Data (16)

Trigger

EEPROM

Address/Data

Control

Data (16)

Analog

Input

Control

EEPROM

Control

DMA

Interface

MIO

Interface

DAQ-STC

Bus

Interface

Analog

Output

Control

I/O

Bus

Interface

Address (5)

Analog

Muxes

DAC

FIFO

ADC

FIFO

MITE

Generic

Bus

Interface

PCI
Bus

Interface

+

8

Calibration

DACs

Advertising