Rainbow Electronics AT91CAP9S250A User Manual
Page 496
Advertising
![background image](/manuals/281316/496/background.png)
496
6264A–CAP–21-May-07
AT91CAP9S500A/AT91CAP9S250A
Figure 34-17. TWI Read Operation with Single Data Byte without Internal Address
Set the Control register:
- Master enable
TWI_CR = MSEN + SVDIS
Set the Master Mode register:
- Device slave address
- Transfer direction bit
Read ==> bit MREAD = 1
Start the transfer
TWI_CR = START | STOP
Read status register
RXRDY = 1?
Read Status register
TXCOMP = 1?
END
BEGIN
Yes
Yes
Set TWI clock
(CLDIV, CHDIV, CKDIV) in TWI_CWGR
(Needed only once)
Read Receive Holding Register
No
No
Advertising