A. transaction layer packet (tlp) header formats, Transaction layer packet (tlp) header formats – Altera Arria V Avalon-MM User Manual
Page 152
Transaction Layer Packet (TLP) Header Formats
A
2014.12.15
UG-01105_avmm
The following figures show the header format for TLPs without a data payload.
Figure A-1: Memory Read Request, 32-Bit Addressing
Memory Read Request, 32-Bit Addressing
3
+
2
+
1
+
0
+
7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
7
6
5
4
3 2 1 0 7 6 5
4
3
2
1
0
Byte 0
0 0 0 0 0 0 0 0 0
TC
0 0 0 0
TD
EP
Attr
0 0
Length
Byte 4
E
B
t
s
r
i
F
E
B
t
s
a
L
g
a
T
D
I
r
e
t
s
e
u
q
e
R
Byte 8
Address[31:2]
0
0
Byte 12
Reserved
Figure A-2: Memory Read Request, Locked 32-Bit Addressing
Memory Read Request, Locked 32-Bit Addressing
3
+
2
+
1
+
0
+
7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7
6
5 4 3 2 1 0 7 6 5 4 3 2 1
0
Byte 0
0 0 0 0 0 0 0 1 0 TC
0 0 0 0 TD
EP
Attr
0 0 Length
Byte 4
E
B
t
s
r
i
F
E
B
t
s
a
L
g
a
T
D
I
r
e
t
s
e
u
q
e
R
Byte 8
Address[31:2]
0 0
Byte 12
Reserved
©
2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html
. Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
www.altera.com
101 Innovation Drive, San Jose, CA 95134