Datasheet, Avalon-mm interface for pcie datasheet – Altera Arria V Avalon-MM User Manual

Page 2

Advertising
background image

Datasheet

1

2014.12.15

UG-01105_avmm

Subscribe

Send Feedback

Avalon-MM Interface for PCIe Datasheet

Altera

®

Arria

®

V FPGAs include a configurable, hardened protocol stack for PCI Express

®

that is

compliant with PCI Express Base Specification 2.1 or 3.0.
The Hard IP for PCI Express PCIe IP core using the Avalon

®

Memory-Mapped (Avalon-MM) interface

removes some of the complexities associated with the PCIe protocol. For example, it handles all of the

Transaction Layer Protocol (TLP) encoding and decoding. Consequently, you can complete your design

more quickly. The Avalon-MM interface is implemented as a bridge in FPGA soft logic. It is available in

Qsys. The following figure shows the high-level modules and connecting interfaces for this variant.

Figure 1-1: Arria V PCIe Variant with Avalon-MM Interface

Bridge

PCIe Hard IP

Block

PIPE

Interface

PHY IP Core

for PCIe

(PCS/PMA)

Serial Data

Transmission

Application

Layer

(User Logic)

Avalon-MM

Interface

Table 1-1: PCI Express Data Throughput

The following table shows the aggregate bandwidth of a PCI Express link for Gen1 and Gen2 for 1, 2, 4, and 8

lanes. The protocol specifies 2.5 giga-transfers per second for Gen1 and 5 giga-transfers per second for Gen2. This

table provides bandwidths for a single transmit (TX) or receive (RX) channel. The numbers double for duplex

operation. Gen1 and Gen2 use 8B/10B encoding which introduces a 20% overhead.

Link Width in Gigabits Per Second (Gbps)

×1

×2

×4

×8

PCI Express Gen1

(2.5 Gbps)

2

4

8

16

PCI Express Gen2

(5.0 Gbps)

4

8

16

N/A

©

2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are

trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as

trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html

. Altera warrants performance

of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any

products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,

product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device

specifications before relying on any published information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Advertising
This manual is related to the following products: