Texas Instruments TMS320C64x DSP User Manual

Page 174

Advertising
background image

Raw Data Display Mode

4-29

Video Display Port

SPRU629

In 8-bit raw

¾

mode, three samples are unpacked from the FIFO and the

remaining byte is ignored. This is shown in Figure 4–30.

Figure 4–30. 8-Bit Raw 3/4 FIFO Unpacking

Big-Endian Unpacking

Raw FIFO

Raw 0

(R0)

VDOUT[9–2]

VCLKOUT

63

5655

4847

4039

32

Raw 8 (B2)

Raw 2 (B0)

Raw 7 (G2)

Little-Endian Unpacking

Raw 1

(G0)

Raw 2

(B0)

Raw 3

(R1)

Raw 4

(G1)

Raw 5

(B1)

Raw 6

(R2)

Raw 7

(G2)

Raw 8

(B2)

Raw 9

(R3)

Raw 10

(G3)

Raw 11

(B3)

31

2423

1615

8 7

0

Raw 1 (G0)

Raw 0 (R0)

Raw 6 (R2)

Raw FIFO

Raw 11 (B3)

Raw 5 (B1)

Raw 10 (G3)

Raw 4 (G1)

Raw 3 (R1)

Raw 9 (R3)

63

5655

4847

4039

32

Raw 8 (B2)

Raw 2 (B0)

Raw 7 (G2)

31

2423

1615

8 7

0

Raw 1 (G0)

Raw 0 (R0)

Raw 6 (R2)

Raw 11 (B3)

Raw 5 (B1)

Raw 10 (G3)

Raw 4 (G1)

Raw 3 (R1)

Raw 9 (R3)

In 10-bit raw

¾

mode, three samples are unpacked from every doubleword of

the FIFO and the remaining halfword is ignored. This is shown in Figure 4–31.

Figure 4–31. 10-Bit Raw 3/4 FIFO Unpacking

Big-Endian Unpacking

Raw FIFO

Raw 0

(R0)

VDOUT[9–0]

VCLKOUT

63

58 57

48 47

4241

32

Raw 5 (B1)

Raw 2 (B0)

Raw 4 (G1)

Little-Endian Unpacking

Raw 1

(G0)

Raw 2

(B0)

Raw 3

(R1)

Raw 4

(G1)

Raw 5

(B1)

Raw 6

(R2)

Raw 7

(G2)

Raw 8

(B2)

Raw 9

(R3)

Raw 10

(G3)

Raw 11

(B3)

31

26 25

16 15

109

0

Raw 1 (G0)

Raw 0 (R0)

Raw 3 (R1)

63

58 57

48 47

4241

32

Raw 3 (R1)

Raw 0 (R0)

Raw 4 (G1)

31

26 25

16 15

109

0

Raw 1 (G0)

Raw 2 (B0)

Raw 5 (B1)

Raw FIFO

Advertising