1 video port – Texas Instruments TMS320C64x DSP User Manual

Page 19

Advertising
background image

Video Port

Overview

1-2

SPRU629

1.1

Video Port

The video port peripheral can operate as a video capture port, video display
port, or transport stream interface (TSI) capture port. It provides the following
functions:

-

Video capture mode:

J

Capture rate up to 80 MHz.

J

Two channels of 8/10-bit digital video input from a digital camera or
analog camera (using a video decoder). Digital video input is in YCbCr
4:2:2 format with 8-bit or 10-bit resolution multiplexed in ITU-R BT.656
format.

J

One channel of Y/C 16/20-bit digital video input in YCbCr 4:2:2 format
on separate Y and Cb/Cr inputs. Supports SMPTE 260M,
SMPTE 274M, SMPTE 296M, ITU-BT.1120, etc., as well as older
CCIR601 interfaces.

J

YCbCr 4:2:2 to YCbCr 4:2:0 horizontal conversion and

½

scaling in

8-bit 4:2:2 modes.

J

Direct interface for two channels of up to 10-bit or one channel of up to
20-bit raw video from A/D converters.

-

Video display mode:

J

Display rate up to 110 MHz.

J

One channel of continuous digital video output. Digital video output is
YCbCr 4:2:2 co-sited pixel data with 8/10-bit resolution multiplexed in
ITU-R BT.656 format.

J

One channel of Y/C 16/20-bit digital video output in YCbCr 4:2:2 format
on separate Y and Cb/Cr outputs. (Supports SMPTE 260M,
SMPTE 274M, SMPTE 296M, ITU-BT.1120, etc.)

J

YCbCr 4:2:0 to YCbCr 4:2:2 horizontal conversion and 2

×

scaling of

output in 8-bit 4:2:2 modes.

J

Programmable clipping of BT.656 and Y/C mode output values.

J

One channel of raw data output up to 20-bits for interface to RAM-
DACs. Two channel synchronized raw data output.

J

Synchronizes to external video controller or another video display port.

J

Using the external clock, the frame timing generator provides
programmable image timing including horizontal and vertical blank-
ing, start of active video (SAV) and end of active video (EAV) code
insertion, and horizontal and frame timing pulses.

J

Generates horizontal and vertical synchronization and blanking
signals and a frame synchronization signal.

Advertising