Ddr2 dimm write operation, Chapter 7: ml561 hardware-simulation correlation – Xilinx Virtex-5 FPGA ML561 User Manual

Ddr2 dimm write operation, Chapter 7: ml561 hardware-simulation correlation | Xilinx Virtex-5 FPGA ML561 User Manual | Page 70 / 140