Chapter 7: ml561 hardware-simulation correlation – Xilinx Virtex-5 FPGA ML561 User Manual

Page 84

Advertising
background image

84

www.xilinx.com

Virtex-5 FPGA ML561 User Guide

UG199 (v1.2.1) June 15, 2009

Chapter 7: ML561 Hardware-Simulation Correlation

R

Figure 7-44:

QDRII Write Extrapolation - Eye Scope Shot at Receiver IOB (Slow Corner)

0.000

400.0

800.0

1200.0

1600.0

-200.0

0.000

200.0

400.0

600.0

800.0

1000.0

1200.0

1400.0

1600.0

1800.0

Time (ps)

Voltage (mV)

UG199_c7_44_070907

Probe 6:U35.G11 (at die)

300 MHz, Slow, PRBS6, 83% UI

Cursor 1: 699.1 mV, 61.3 ps

Cursor 2: 801.0 mV, 1.4433 ns

Delta Voltage = 101.9 mV, Delta Time = 1.3820 ns (83% UI)

Figure 7-45:

QDRII Write Extrapolation - Waveform Scope Shot at Receiver IOB (Slow Corner)

110.000

120.000

130.000

140.000

150.000

160.000

-100.0

100.0

300.0

500.0

700.0

900.0

1100.0

1300.0

1500.0

1700.0

1900.0

UG199_c7_45_071007

Time (ns)

Voltage (mV)

Probe 6:U35.G11 (at die)

Advertising