Xi - 50, Reception timing – Panasonic MN101C77C User Manual

Page 376

Advertising
background image

Chapter 11 Serial Interface 0, 1

XI - 50

Operation

„

Reception Timing

RXD pin

SCnRBSY

Interrupt
(SCnRIRQ)

Parity
bit

Stop
bit

Stop
bit

input start condition

Tmin=0.5 T

T

RXD pin

SCRBSY

Interrupt
(SCRIRQ)

stop
bit

stop
bit

input start condition

Tmin=0.5T

T

Figure 11-3-18 Reception Timing (parity bit is enabled)

Figure 11-3-19 Reception Timing (parity bit is disabled)

Advertising
This manual is related to the following products: